16Mb: 1 Meg x 16 Async/Page/Burst CellularRAM 1.0 Memory
Bus Operations
Bus Operations
Table 2:
Bus Operations – Asynchronous Mode
Mode
Read
Write
Standby
No operation
Configuration
Power
Active
Active
Standby
Idle
Active
CLK 1
L
L
L
L
L
ADV#
L
L
X
X
L
CE#
L
L
H
L
L
OE#
L
X
X
X
H
WE#
H
L
X
X
L
CRE
L
L
L
L
H
LB#/
UB#
L
L
X
X
X
WAIT 2
Low-Z
Low-Z
High-Z
Low-Z
Low-Z
DQ[15:0] 3
Data-Out
Data-In
High-Z
X
High-Z
Notes
4
4
5, 6
4, 6
Register
DPD
Deep
L
X
H
X
X
X
X
High-Z
High-Z
7
power-down
Table 3:
Bus Operations – Burst Mode
Mode
Async read
Async write
Standby
No operation
Initial burst
Power
Active
Active
Standby
Idle
Active
CLK 1
L
L
L
L
ADV#
L
L
X
X
L
CE#
L
L
H
L
L
OE#
L
X
X
X
X
WE#
H
L
X
X
H
CRE
L
L
L
L
L
LB#/
UB#
L
L
X
X
L
WAIT 2
Low-Z
Low-Z
High-Z
Low-Z
Low-Z
DQ[15:0] 3
Data-Out
Data-In
High-Z
X
X
Notes
4
4
5, 6
4, 6
4, 8
read
Initial burst
Active
L
L
H
L
L
X
Low-Z
X
4, 8
write
Burst
Active
H
L
X
X
X
L
Low-Z
Data-In or
4, 8
continue
Data-Out
Burst suspend
Configuration
Active
Active
X
X
L
L
L
H
H
X
L
L
H
X
X
Low-Z
Low-Z
High-Z
High-Z
4, 8
8
register
DPD
Deep
L
X
H
X
X
X
X
High-Z
High-Z
7
power-down
Notes:
1. CLK must be LOW during async read and async write modes, and to achieve standby power
during standby and DPD modes. CLK must be static (HIGH or LOW) during burst suspend.
2. The WAIT polarity is configured through the bus configuration register (BCR[10]).
3. When LB# and UB# are in select mode (LOW), DQ[15:0] are affected. When only LB# is in
select mode, DQ[7:0] are affected. When only UB# is in the select mode, DQ[15:8] are
affected.
4. The device will consume active power in this mode whenever addresses are changed.
5. When the device is in standby mode, address inputs and data inputs/outputs are internally
isolated from any external influence.
6. V IN = V CC Q or 0V; all device balls must be static (unswitched) in order to achieve standby cur-
rent.
7. DPD is maintained until RCR is reconfigured.
8. Burst mode operation is initialized through the bus configuration register (BCR[15]).
PDF: 09005aef81cb58ed/Source: 09005aef81c7a667
16mb_burst_cr1_0_p23z_2.fm - Rev. H 4/08 EN
8
Micron Technology, Inc., reserves the right to change products or specifications without notice.
?2005 Micron Technology, Inc. All rights reserved.
相关PDF资料
MT48H32M16LFB4-75B IT:C IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
MXN12FB12F MOTOR BRUSHED DC 12V 2922RPM
MXN13FB08B1 MOTOR BRUSHED DC 8V 4714RPM
N01L63W2AB25I IC SRAM ASYNC 1MBIT ULP 48-BGA
相关代理商/技术参数
MT45W1MW16BDGB-708 AT TR 功能描述:IC PSRAM 16MBIT 70NS 54VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:闪存 存储器类型:闪存 - NAND 存储容量:4G(256M x 16) 速度:- 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:0°C ~ 70°C 封装/外壳:48-TFSOP(0.724",18.40mm 宽) 供应商设备封装:48-TSOP I 包装:Digi-Reel® 其它名称:557-1461-6
MT45W1MW16BDGB-708 IT 制造商:Micron Technology Inc 功能描述:PSRAM Async 1 16M-Bit 1M x 16 70ns 54-Pin VFBGA Tray
MT45W1MW16BDGB-708 IT TR 制造商:Micron Technology Inc 功能描述:
MT45W1MW16BDGB-708 WT 制造商:Micron Technology Inc 功能描述:PSRAM Async 1 16M-Bit 1M x 16 70ns 54-Pin VFBGA Tray
MT45W1MW16BDGB-708 WT TR 功能描述:IC PSRAM 16MBIT 70NS 54VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1,000 系列:- 格式 - 存储器:RAM 存储器类型:移动 SDRAM 存储容量:256M(8Mx32) 速度:133MHz 接口:并联 电源电压:1.7 V ~ 1.95 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA(8x13) 包装:带卷 (TR) 其它名称:557-1327-2
MT45W1MW16BP23ZWC2 制造商:Micron Technology Inc 功能描述:1MX16 PSRAM DIE-COM 1.8V BURST PSEUDO STATIC 1.8V I/O - Bulk
MT45W1MW16PABA-70 WT 功能描述:IC PSRAM 16MBIT 70NS 48VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M(8Mx32) 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA(8x13) 包装:托盘 其它名称:Q2841869
MT45W1MW16PABA-70 WT TR 功能描述:IC PSRAM 16MBIT 70NS 48VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:378 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:8M(1M x 8,512K x 16) 速度:110ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-CBGA 供应商设备封装:48-CBGA(7x7) 包装:托盘